[PATCH] D33125: Introduce isoneof<T0, T1, ...> as an extension of isa<T>

serge via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Jun 8 13:56:55 PDT 2017

Previous message: [llvm] r305014 - [Hexagon] Skip mux generation when predicate register is undefined
Next message: [PATCH] D33125: Introduce isoneof<T0, T1, ...> as an extension of isa<T>
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

serge-sans-paille added a comment.

@mehdi_amini so what's the status? No consensus /reaction :-/


Repository:
  rL LLVM

https://reviews.llvm.org/D33125

Previous message: [llvm] r305014 - [Hexagon] Skip mux generation when predicate register is undefined
Next message: [PATCH] D33125: Introduce isoneof<T0, T1, ...> as an extension of isa<T>
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list