[PATCH] D33728: [X86][SSE] Improve handling of non-temporal aligned loads

[Simon Pilgrim via Phabricator via llvm-commits]

RKSimon added inline comments.


================
Comment at: test/CodeGen/X86/nontemporal-loads.ll:642
 ; SSE:       # BB#0:
 ; SSE-NEXT:    addps (%rdi), %xmm0
 ; SSE-NEXT:    retq
----------------
craig.topper wrote:
> Why is sse4.1 still folding here? Is this because sse4.1 patterns uses memopv4f32 and not loadv4f32?
Ah - missed that one - yes its because its using the 'SSE-only' memory fragments. 


Repository:
  rL LLVM

https://reviews.llvm.org/D33728