[PATCH] D32098: [InstCombine] Use less bitwise operations to handle Instruction::SExt in SimplifyDemandedUseBits. Other improvements.

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue May 23 16:44:43 PDT 2017

Previous message: [PATCH] D33473: [InstSimplify] Simplify uadd/sadd/umul/smul with overflow intrinsics when the Zero or Undef is on the LHS.
Next message: [PATCH] D32098: [InstCombine] Use less bitwise operations to handle Instruction::SExt in SimplifyDemandedUseBits. Other improvements.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

craig.topper added a comment.

Ping


https://reviews.llvm.org/D32098

Previous message: [PATCH] D33473: [InstSimplify] Simplify uadd/sadd/umul/smul with overflow intrinsics when the Zero or Undef is on the LHS.
Next message: [PATCH] D32098: [InstCombine] Use less bitwise operations to handle Instruction::SExt in SimplifyDemandedUseBits. Other improvements.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list