[PATCH] D33455: [AMDGPU] Combine and (srl) into shl (bfe)

Stanislav Mekhanoshin via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue May 23 11:57:17 PDT 2017


rampitec updated this revision to Diff 99965.
rampitec marked 3 inline comments as done.
rampitec added a comment.

Moved hasSDWA() into AMDGPUSuntarget.


Repository:
  rL LLVM

https://reviews.llvm.org/D33455

Files:
  lib/Target/AMDGPU/AMDGPUISelLowering.cpp
  lib/Target/AMDGPU/AMDGPUSubtarget.h
  lib/Target/AMDGPU/SIISelLowering.cpp
  test/CodeGen/AMDGPU/bfe-combine.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D33455.99965.patch
Type: text/x-patch
Size: 5273 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170523/c4100b23/attachment.bin>


More information about the llvm-commits mailing list