[PATCH] D31724: [SelectionDAG] Remove special call to LHS computeKnownBits for ANDs with constant RHS.

Wed May 10 12:43:57 PDT 2017

craig.topper updated this revision to Diff 98505.
craig.topper added a comment.
Herald added a subscriber: javed.absar.

Rebase for recent changes.

I got a new regression failure in X86 for combine-and.ll. I suspect there's some missing known bits support on some target node, but I haven't looked into it yet.

https://reviews.llvm.org/D31724

Files:
  lib/CodeGen/SelectionDAG/TargetLowering.cpp
  test/CodeGen/AArch64/fast-isel-select.ll
  test/CodeGen/AMDGPU/fneg.f16.ll
  test/CodeGen/PowerPC/rlwimi-and.ll
  test/CodeGen/X86/combine-and.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D31724.98505.patch
Type: text/x-patch
Size: 6289 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170510/e1e071b8/attachment.bin>