[PATCH] D28152: Cortex-A57 scheduling model for ARM backend (AArch32)

[Javed Absar via Phabricator via llvm-commits]

javed.absar added a comment.

Other than that LGTM.



================
Comment at: lib/Target/ARM/ARMScheduleA57.td:263
+// latency from documentration: 4 ­‐ 20, maximum taken
+def : InstRW<[A57Write_20cyc_1M], (instregex "(t2)?SDIV", "(t2)?UDIV")>;
+
----------------
Would it be possible to Alias some of these to Sched classes that are pre-defined in ARMSchedule.td e.g. SchedAlias A57Write_20cyc_1M to WriteMUL/WriteDIV. That way the model could be more compact.


https://reviews.llvm.org/D28152