[PATCH] D31331: [mips][msa] Truncation of vector elements for instructions creating ISD::SHL, ISD::SRL or ISD::SRA nodes

Stefan Maksimovic via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Apr 11 02:50:40 PDT 2017


smaksimovic updated this revision to Diff 94800.
smaksimovic added a comment.

- Added classes covering patterns which remove and nodes for sll, srl and sra instructions in  `MipsMSAInstrInfo.td`
- Modified the existing patterns for bclr, bneg, bset instructions to match the additional and node which we now create
- Dropped changes in `test/CodeGen/Mips/msa/3r-s.ll`, since we do not generate and instructions now, so no changes required
- Added a test which specifically checks for said and instructions not being present in the resulting code


https://reviews.llvm.org/D31331

Files:
  lib/Target/Mips/MipsMSAInstrInfo.td
  lib/Target/Mips/MipsSEISelLowering.cpp
  test/CodeGen/Mips/msa/shift_constant_pool.ll
  test/CodeGen/Mips/msa/shift_no_and.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D31331.94800.patch
Type: text/x-patch
Size: 36295 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170411/2807a120/attachment.bin>


More information about the llvm-commits mailing list