[PATCH] D31817: [ARM/AArch64] Ensure valid vector element types for interleaved accesses
Matthew Simpson via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Apr 10 11:03:08 PDT 2017
mssimpso added a comment.
Thanks Chad!
================
Comment at: lib/Target/AArch64/AArch64ISelLowering.cpp:7264
+ // 128 will be split into multiple interleaved accesses.
+ if (VecSize != 64 && VecSize % 128 != 0)
+ return false;
----------------
mcrosier wrote:
> return VecSize == 64 || VecSize % 128 == 0;
Ah, nice catch!
https://reviews.llvm.org/D31817
More information about the llvm-commits
mailing list