[PATCH] D31615: AMDGPU: Add way to specify that instructions zero high 16-bits

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Apr 3 14:28:22 PDT 2017


arsenm updated this revision to Diff 93949.
arsenm added a comment.

Fix VOP3 output register printing hack


https://reviews.llvm.org/D31615

Files:
  lib/Target/AMDGPU/SIDefines.h
  lib/Target/AMDGPU/SIInstrFormats.td
  lib/Target/AMDGPU/SIInstrInfo.cpp
  lib/Target/AMDGPU/SIInstrInfo.td
  lib/Target/AMDGPU/VOP3Instructions.td

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D31615.93949.patch
Type: text/x-patch
Size: 5070 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170403/9febb361/attachment.bin>


More information about the llvm-commits mailing list