[PATCH] D31446: [GlobalISel]: Target specific MIs like REG_SEQUENCE shouldn't be Regbank selected
Aditya Nandakumar via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Mar 28 17:25:43 PDT 2017
aditya_nandakumar created this revision.
Herald added subscribers: igorb, kristof.beyls, rovka, dberris.
Current version of isTargetSpecificOpcode only checks for opcodes > PRE_ISEL_GENERIC_OPCODE_END.
We'd need to check for those TargetOpcodes defined before PRE_ISEL_GENERIC_OPCODE_BEGIN.
Repository:
rL LLVM
https://reviews.llvm.org/D31446
Files:
include/llvm/Target/TargetOpcodes.h
Index: include/llvm/Target/TargetOpcodes.h
===================================================================
--- include/llvm/Target/TargetOpcodes.h
+++ include/llvm/Target/TargetOpcodes.h
@@ -35,7 +35,7 @@
/// Check whether the given Opcode is a target-specific opcode.
static inline bool isTargetSpecificOpcode(unsigned Opcode) {
- return Opcode > TargetOpcode::PRE_ISEL_GENERIC_OPCODE_END;
+ return !isPreISelGenericOpcode(Opcode);
}
} // end namespace llvm
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D31446.93323.patch
Type: text/x-patch
Size: 473 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170329/022a480d/attachment.bin>
More information about the llvm-commits
mailing list