[PATCH] D31294: AMDGPU: Fix invalid copies when copying i1 to phys reg

[Matt Arsenault via Phabricator via llvm-commits]

arsenm created this revision.
Herald added subscribers: t-tye, tpr, dstuttard, yaxunl, nhaehnle, wdng, kzhuravl.

Insert a VReg_1 virtual register so the i1 workaround pass can handle it.


https://reviews.llvm.org/D31294

Files:
  lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp
  lib/Target/AMDGPU/SIISelLowering.cpp
  lib/Target/AMDGPU/SIISelLowering.h
  test/CodeGen/AMDGPU/inline-asm.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D31294.92833.patch
Type: text/x-patch
Size: 4708 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170323/e556477a/attachment.bin>