[PATCH] D30971: [MIR] Support Customed Register Mask and CSRs

Oren Ben Simhon via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Mar 16 06:49:10 PDT 2017


oren_ben_simhon updated this revision to Diff 91995.
oren_ben_simhon added a subscriber: aaboud.
oren_ben_simhon added a comment.

Implemented comments posted until 03/15 (Thank you Matthias).


Repository:
  rL LLVM

https://reviews.llvm.org/D30971

Files:
  include/llvm/CodeGen/MachineRegisterInfo.h
  lib/CodeGen/MIRParser/MIParser.cpp
  lib/CodeGen/MIRParser/MIRParser.cpp
  lib/CodeGen/MIRPrinter.cpp
  lib/CodeGen/MachineRegisterInfo.cpp
  lib/Target/X86/X86ISelLowering.cpp
  test/CodeGen/MIR/Generic/dynamic-regmask.ll
  test/CodeGen/MIR/X86/used-physical-register-info.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D30971.91995.patch
Type: text/x-patch
Size: 14689 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170316/3350b986/attachment.bin>


More information about the llvm-commits mailing list