[PATCH] D30672: [NVPTX] Fixed lowering of unaligned loads/stores of f16 scalars and vectors.

[Artem Belevich via Phabricator via llvm-commits]

tra created this revision.

v2f16 is a legal register type which pushes responsibility of handling unaligned loads/stores from legalizer to NVPTX.
This patch adds missing bits of lowering code to do so.


https://reviews.llvm.org/D30672

Files:
  lib/Target/NVPTX/NVPTXISelLowering.cpp
  test/CodeGen/NVPTX/f16-instructions.ll
  test/CodeGen/NVPTX/misaligned-vector-ldst.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D30672.90766.patch
Type: text/x-patch
Size: 5915 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170307/e3d76873/attachment-0001.bin>