[PATCH] D30364: AArch64 : Add PreferCSEL feature for Exynos-M3.

Renato Golin via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Feb 27 14:55:44 PST 2017


rengolin added inline comments.


================
Comment at: lib/Target/AArch64/AArch64.td:54
+// Some targets (e.g. Exynos-M3) using CSEL is more prefer than CSINV, CSINC.
+def FeaturePreferCSEL : SubtargetFeature<"prefer-csel", "PreferCSEL",
+                                           "true", "Prefer CSEL">;
----------------
Can't this be mapped in the cost model?


https://reviews.llvm.org/D30364





More information about the llvm-commits mailing list