[llvm] r296292 - [AVX-512] Fix execution domain for scalar commutable min/max instructions.

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Sat Feb 25 22:45:56 PST 2017


Author: ctopper
Date: Sun Feb 26 00:45:56 2017
New Revision: 296292

URL: http://llvm.org/viewvc/llvm-project?rev=296292&view=rev
Log:
[AVX-512] Fix execution domain for scalar commutable min/max instructions.

Modified:
    llvm/trunk/lib/Target/X86/X86InstrAVX512.td

Modified: llvm/trunk/lib/Target/X86/X86InstrAVX512.td
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/X86/X86InstrAVX512.td?rev=296292&r1=296291&r2=296292&view=diff
==============================================================================
--- llvm/trunk/lib/Target/X86/X86InstrAVX512.td (original)
+++ llvm/trunk/lib/Target/X86/X86InstrAVX512.td Sun Feb 26 00:45:56 2017
@@ -4292,7 +4292,7 @@ defm VMAX : avx512_binop_s_sae  <0x5F, "
 // X86fminc and X86fmaxc instead of X86fmin and X86fmax
 multiclass avx512_comutable_binop_s<bits<8> opc, string OpcodeStr,
                           X86VectorVTInfo _, SDNode OpNode, OpndItins itins> {
-  let isCodeGenOnly = 1, Predicates = [HasAVX512] in {
+  let isCodeGenOnly = 1, Predicates = [HasAVX512], ExeDomain = _.ExeDomain in {
   def rr : I< opc, MRMSrcReg, (outs _.FRC:$dst),
                          (ins _.FRC:$src1, _.FRC:$src2),
                           OpcodeStr#"\t{$src2, $src1, $dst|$dst, $src1, $src2}",




More information about the llvm-commits mailing list