[PATCH] D29894: [X86][AVX] Remove REX_W from AVX instructions
Ayman Musa via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Feb 15 00:24:00 PST 2017
This revision was automatically updated to reflect the committed changes.
Closed by commit rL295157: [X86][AVX] Remove REX_W from AVX instructions. (authored by aymanmus).
Changed prior to commit:
https://reviews.llvm.org/D29894?vs=88207&id=88494#toc
Repository:
rL LLVM
https://reviews.llvm.org/D29894
Files:
llvm/trunk/lib/Target/X86/X86InstrSSE.td
Index: llvm/trunk/lib/Target/X86/X86InstrSSE.td
===================================================================
--- llvm/trunk/lib/Target/X86/X86InstrSSE.td
+++ llvm/trunk/lib/Target/X86/X86InstrSSE.td
@@ -6071,20 +6071,20 @@
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
[(set GR64:$dst,
(extractelt (v2i64 VR128:$src1), imm:$src2))]>,
- Sched<[WriteShuffle]>, REX_W;
+ Sched<[WriteShuffle]>;
let SchedRW = [WriteShuffleLd, WriteRMW] in
def mr : SS4AIi8<opc, MRMDestMem, (outs),
(ins i64mem:$dst, VR128:$src1, u8imm:$src2),
!strconcat(OpcodeStr,
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
[(store (extractelt (v2i64 VR128:$src1), imm:$src2),
- addr:$dst)]>, REX_W;
+ addr:$dst)]>;
}
let Predicates = [HasAVX, NoDQI] in
defm VPEXTRQ : SS41I_extract64<0x16, "vpextrq">, VEX, VEX_W;
-defm PEXTRQ : SS41I_extract64<0x16, "pextrq">;
+defm PEXTRQ : SS41I_extract64<0x16, "pextrq">, REX_W;
/// SS41I_extractf32 - SSE 4.1 extract 32 bits fp value to int reg or memory
/// destination
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D29894.88494.patch
Type: text/x-patch
Size: 1226 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170215/726ca9b0/attachment.bin>
More information about the llvm-commits
mailing list