[llvm] r294080 - Add test cases for bug 31719. NFC
Amaury Sechet via llvm-commits
llvm-commits at lists.llvm.org
Fri Feb 3 17:48:31 PST 2017
Author: deadalnix
Date: Fri Feb 3 19:48:30 2017
New Revision: 294080
URL: http://llvm.org/viewvc/llvm-project?rev=294080&view=rev
Log:
Add test cases for bug 31719. NFC
Modified:
llvm/trunk/test/CodeGen/X86/adde-carry.ll
Modified: llvm/trunk/test/CodeGen/X86/adde-carry.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/X86/adde-carry.ll?rev=294080&r1=294079&r2=294080&view=diff
==============================================================================
--- llvm/trunk/test/CodeGen/X86/adde-carry.ll (original)
+++ llvm/trunk/test/CodeGen/X86/adde-carry.ll Fri Feb 3 19:48:30 2017
@@ -24,26 +24,115 @@ entry:
ret void
}
-define i64 @pr31719(i64 %.elt, i64 %.elt24, i64 %t1) {
+%scalar = type { [4 x i64] }
+
+define %scalar @pr31719(%scalar* nocapture readonly %this, %scalar %arg.b) {
; CHECK-LABEL: pr31719:
; CHECK: # BB#0: # %entry
-; CHECK-NEXT: addq %rdx, %rdi
+; CHECK-NEXT: addq (%rsi), %rdx
+; CHECK-NEXT: sbbq %r10, %r10
+; CHECK-NEXT: andl $1, %r10d
+; CHECK-NEXT: addq 8(%rsi), %rcx
+; CHECK-NEXT: sbbq %r11, %r11
+; CHECK-NEXT: andl $1, %r11d
+; CHECK-NEXT: addq %r10, %rcx
+; CHECK-NEXT: adcq $0, %r11
+; CHECK-NEXT: addq 16(%rsi), %r8
; CHECK-NEXT: sbbq %rax, %rax
; CHECK-NEXT: andl $1, %eax
-; CHECK-NEXT: addq %rsi, %rax
+; CHECK-NEXT: addq %r11, %r8
+; CHECK-NEXT: adcq $0, %rax
+; CHECK-NEXT: addq 24(%rsi), %r9
+; CHECK-NEXT: addq %rax, %r9
+; CHECK-NEXT: movq %rdx, (%rdi)
+; CHECK-NEXT: movq %rcx, 8(%rdi)
+; CHECK-NEXT: movq %r8, 16(%rdi)
+; CHECK-NEXT: movq %r9, 24(%rdi)
+; CHECK-NEXT: movq %rdi, %rax
+; CHECK-NEXT: retq
+entry:
+ %0 = extractvalue %scalar %arg.b, 0
+ %.elt = extractvalue [4 x i64] %0, 0
+ %.elt24 = extractvalue [4 x i64] %0, 1
+ %.elt26 = extractvalue [4 x i64] %0, 2
+ %.elt28 = extractvalue [4 x i64] %0, 3
+ %1 = getelementptr inbounds %scalar , %scalar* %this, i64 0, i32 0, i64 0
+ %2 = load i64, i64* %1, align 8
+ %3 = zext i64 %2 to i128
+ %4 = zext i64 %.elt to i128
+ %5 = add nuw nsw i128 %3, %4
+ %6 = trunc i128 %5 to i64
+ %7 = lshr i128 %5, 64
+ %8 = getelementptr inbounds %scalar , %scalar * %this, i64 0, i32 0, i64 1
+ %9 = load i64, i64* %8, align 8
+ %10 = zext i64 %9 to i128
+ %11 = zext i64 %.elt24 to i128
+ %12 = add nuw nsw i128 %10, %11
+ %13 = add nuw nsw i128 %12, %7
+ %14 = trunc i128 %13 to i64
+ %15 = lshr i128 %13, 64
+ %16 = getelementptr inbounds %scalar , %scalar* %this, i64 0, i32 0, i64 2
+ %17 = load i64, i64* %16, align 8
+ %18 = zext i64 %17 to i128
+ %19 = zext i64 %.elt26 to i128
+ %20 = add nuw nsw i128 %18, %19
+ %21 = add nuw nsw i128 %20, %15
+ %22 = trunc i128 %21 to i64
+ %23 = lshr i128 %21, 64
+ %24 = getelementptr inbounds %scalar , %scalar* %this, i64 0, i32 0, i64 3
+ %25 = load i64, i64* %24, align 8
+ %26 = zext i64 %25 to i128
+ %27 = zext i64 %.elt28 to i128
+ %28 = add nuw nsw i128 %26, %27
+ %29 = add nuw nsw i128 %28, %23
+ %30 = trunc i128 %29 to i64
+ %31 = insertvalue [4 x i64] undef, i64 %6, 0
+ %32 = insertvalue [4 x i64] %31, i64 %14, 1
+ %33 = insertvalue [4 x i64] %32, i64 %22, 2
+ %34 = insertvalue [4 x i64] %33, i64 %30, 3
+ %35 = insertvalue %scalar undef, [4 x i64] %34, 0
+ ret %scalar %35
+}
+
+%accumulator= type { i64, i64, i32 }
+
+define void @muladd(%accumulator* nocapture %this, i64 %arg.a, i64 %arg.b) {
+; CHECK-LABEL: muladd:
+; CHECK: # BB#0: # %entry
+; CHECK-NEXT: movq %rdx, %rax
+; CHECK-NEXT: mulq %rsi
+; CHECK-NEXT: addq (%rdi), %rax
+; CHECK-NEXT: adcq $0, %rdx
+; CHECK-NEXT: movq %rax, (%rdi)
+; CHECK-NEXT: addq 8(%rdi), %rdx
; CHECK-NEXT: sbbq %rax, %rax
; CHECK-NEXT: andl $1, %eax
+; CHECK-NEXT: movq %rdx, 8(%rdi)
+; CHECK-NEXT: addl %eax, 16(%rdi)
; CHECK-NEXT: retq
entry:
- %t2 = zext i64 %t1 to i128
- %t3 = zext i64 %.elt to i128
- %t4 = add nuw nsw i128 %t2, %t3
- %t5 = lshr i128 %t4, 64
- %t6 = zext i64 %.elt24 to i128
- %t7 = add nuw nsw i128 0, %t6
- %t8 = add nuw nsw i128 %t7, %t5
- %t9 = lshr i128 %t8, 64
- %t10 = add nuw nsw i128 0, %t9
- %t11 = trunc i128 %t10 to i64
- ret i64 %t11
+ %0 = zext i64 %arg.a to i128
+ %1 = zext i64 %arg.b to i128
+ %2 = mul nuw i128 %1, %0
+ %3 = getelementptr inbounds %accumulator, %accumulator* %this, i64 0, i32 0
+ %4 = load i64, i64* %3, align 8
+ %5 = zext i64 %4 to i128
+ %6 = add i128 %5, %2
+ %7 = trunc i128 %6 to i64
+ store i64 %7, i64* %3, align 8
+ %8 = lshr i128 %6, 64
+ %9 = getelementptr inbounds %accumulator, %accumulator* %this, i64 0, i32 1
+ %10 = load i64, i64* %9, align 8
+ %11 = zext i64 %10 to i128
+ %12 = add nuw nsw i128 %8, %11
+ %13 = trunc i128 %12 to i64
+ store i64 %13, i64* %9, align 8
+ %14 = lshr i128 %12, 64
+ %15 = getelementptr inbounds %accumulator, %accumulator* %this, i64 0, i32 2
+ %16 = load i32, i32* %15, align 4
+ %17 = zext i32 %16 to i128
+ %18 = add nuw nsw i128 %14, %17
+ %19 = trunc i128 %18 to i32
+ store i32 %19, i32* %15, align 4
+ ret void
}
More information about the llvm-commits
mailing list