[PATCH] D29289: [PowerPC] pseudo instruction EH_SjLj_LongJmp64 requires G8RC_NOX0 register

[Nemanja Ivanovic via Phabricator via llvm-commits]

nemanjai added inline comments.


================
Comment at: lib/Target/PowerPC/PPCInstrInfo.td:774
+// pseudo-instructions which tranlates to LD/LWZ.  These instructions requires
+// G8RC_NO0X registers.
 def memr : Operand<iPTR> {
----------------
Typo. `G8RC_NOX0`


https://reviews.llvm.org/D29289