[PATCH] D29127: [ARM] Classification Improvements to ARM Sched-Model. NFCI.

Wed Jan 25 07:11:10 PST 2017

javed.absar created this revision.
Herald added a subscriber: aemerson.

This is the second one in the series of patches to enable adding of machine sched-models for ARM processors easier and compact. This patch focuses on integer instructions and adds missing sched definitions.

https://reviews.llvm.org/D29127

Files:
  lib/Target/ARM/ARMInstrInfo.td
  lib/Target/ARM/ARMSchedule.td
  lib/Target/ARM/ARMScheduleA9.td
  lib/Target/ARM/ARMScheduleR52.td
  lib/Target/ARM/ARMScheduleSwift.td
  test/CodeGen/ARM/misched-int-basic.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D29127.85749.patch
Type: text/x-patch
Size: 27587 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170125/7658f081/attachment.bin>