[PATCH] D28198: [X86] Replace AND+IMM64 with SRL/SHL

[Nikolai Bozhenov via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL291806: [X86] Replace AND+IMM64 with SRL/SHL (authored by n.bozhenov).

Changed prior to commit:
  https://reviews.llvm.org/D28198?vs=84079&id=84162#toc

Repository:
  rL LLVM

https://reviews.llvm.org/D28198

Files:
  llvm/trunk/lib/Target/X86/X86ISelLowering.cpp
  llvm/trunk/test/CodeGen/X86/bypass-slow-division-64.ll
  llvm/trunk/test/CodeGen/X86/bypass-slow-division-tune.ll
  llvm/trunk/test/CodeGen/X86/cmp.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D28198.84162.patch
Type: text/x-patch
Size: 8098 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170112/6e468430/attachment.bin>