[PATCH] D28194: [ARM] Classification Improvements to ARM Sched-Models. NFCI.

[Javed Absar via Phabricator via llvm-commits]

javed.absar created this revision.
javed.absar added reviewers: rengolin, jmolloy.
javed.absar added a subscriber: llvm-commits.
Herald added a subscriber: aemerson.

This is a series of patches to enable adding of machine sched models for ARM processors easier and compact. They define new sched-readwrites for groups of ARM instructions. This has been missing so far, and as a consequence, machine scheduler models for individual sub-targets have tended to be larger than they needed to be. These patches should help write schedulers better and faster in the future for ARM sub-targets. The current patch focuses on floating-point instructions.


https://reviews.llvm.org/D28194

Files:
  lib/Target/ARM/ARMInstrVFP.td
  lib/Target/ARM/ARMSchedule.td
  lib/Target/ARM/ARMScheduleA9.td
  lib/Target/ARM/ARMScheduleR52.td
  lib/Target/ARM/ARMScheduleSwift.td
  test/CodeGen/ARM/misched-fp-basic.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D28194.82759.patch
Type: text/x-patch
Size: 51244 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20161231/2065e320/attachment-0001.bin>