[PATCH] D28017: AMD family 17h (znver1) enablement

Ganesh Gopalasubramanian via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Dec 21 19:22:09 PST 2016

Previous message: [PATCH] D28017: AMD family 17h (znver1) enablement
Next message: [PATCH] D26905: [SLP] Vectorize loads of consecutive memory accesses, accessed in non-consecutive (jumbled) way.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

GGanesh added a comment.

I am preparing a patch which doesn't include the clzero feature patch.
I will submit a separate patch for clzero feature patch.


Repository:
  rL LLVM

https://reviews.llvm.org/D28017

Previous message: [PATCH] D28017: AMD family 17h (znver1) enablement
Next message: [PATCH] D26905: [SLP] Vectorize loads of consecutive memory accesses, accessed in non-consecutive (jumbled) way.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list