[PATCH] D27454: Extract LaneBitmask into a separate type

[Krzysztof Parzyszek via Phabricator via llvm-commits]

kparzysz updated this revision to Diff 81110.
kparzysz added a comment.

Removed LaneBitmask.h, merged it into MCRegisterInfo.h.

Used a separate type for lane masks in TableGen.


Repository:
  rL LLVM

https://reviews.llvm.org/D27454

Files:
  include/llvm/CodeGen/LiveIntervalAnalysis.h
  include/llvm/CodeGen/MachineBasicBlock.h
  include/llvm/CodeGen/RegisterPressure.h
  include/llvm/CodeGen/RegisterScavenging.h
  include/llvm/MC/MCRegisterInfo.h
  include/llvm/Target/TargetRegisterInfo.h
  lib/CodeGen/DetectDeadLanes.cpp
  lib/CodeGen/LiveInterval.cpp
  lib/CodeGen/LiveIntervalAnalysis.cpp
  lib/CodeGen/LivePhysRegs.cpp
  lib/CodeGen/LiveRangeCalc.cpp
  lib/CodeGen/LiveRangeCalc.h
  lib/CodeGen/LiveRangeEdit.cpp
  lib/CodeGen/LiveRegMatrix.cpp
  lib/CodeGen/MIRParser/MIParser.cpp
  lib/CodeGen/MIRPrinter.cpp
  lib/CodeGen/MachineBasicBlock.cpp
  lib/CodeGen/MachinePipeliner.cpp
  lib/CodeGen/MachineScheduler.cpp
  lib/CodeGen/MachineVerifier.cpp
  lib/CodeGen/PeepholeOptimizer.cpp
  lib/CodeGen/RegisterCoalescer.cpp
  lib/CodeGen/RegisterPressure.cpp
  lib/CodeGen/RegisterScavenging.cpp
  lib/CodeGen/RenameIndependentSubregs.cpp
  lib/CodeGen/ScheduleDAGInstrs.cpp
  lib/CodeGen/SplitKit.cpp
  lib/CodeGen/TargetRegisterInfo.cpp
  lib/CodeGen/VirtRegMap.cpp
  lib/Target/AMDGPU/SIRegisterInfo.cpp
  lib/Target/Hexagon/HexagonBlockRanges.cpp
  lib/Target/Hexagon/HexagonExpandCondsets.cpp
  lib/Target/Hexagon/RDFGraph.cpp
  lib/Target/Hexagon/RDFGraph.h
  lib/Target/Hexagon/RDFLiveness.cpp
  utils/TableGen/CodeGenRegisters.cpp
  utils/TableGen/CodeGenRegisters.h
  utils/TableGen/RegisterInfoEmitter.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D27454.81110.patch
Type: text/x-patch
Size: 97291 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20161212/1c067fe9/attachment.bin>