[PATCH] D27521: AArch64 Cortex-A57 FDIV/FSQRT scheduling fix (W-unit)

[Andrew Zhogin via Phabricator via llvm-commits]

andrew.zhogin created this revision.
andrew.zhogin added reviewers: atrick, t.p.northover.
andrew.zhogin added subscribers: asl, llvm-commits.
Herald added subscribers: rengolin, aemerson.

According to Cortex-A57 doc (http://infocenter.arm.com/help/topic/com.arm.doc.uan0015b/Cortex_A57_Software_Optimization_Guide_external.pdf), FDIV/FSQRT instructions should use F0 unit (W-unit in AArch64SchedA57.td, the same as cryptography instructions), not https://reviews.llvm.org/F1 unit (X-unit in td, like ASIMD absolute diff accum SABA/UABA).

This patch changes FDIV/FSQRT scheduling declarations to use A57UnitW instead of A57UnitX. Also, latencies for those instructions are corrected.

     


https://reviews.llvm.org/D27521

Files:
  lib/Target/AArch64/AArch64SchedA57.td
  lib/Target/AArch64/AArch64SchedA57WriteRes.td
  test/CodeGen/AArch64/arm64-misched-A57-div-fix.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D27521.80591.patch
Type: text/x-patch
Size: 5769 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20161207/8ab81d82/attachment.bin>