[PATCH] D25221: [PPC][DAGCombine] Convert SETCC to subtract when the result is zero extended

Ehsan Amiri via llvm-commits llvm-commits at lists.llvm.org
Fri Nov 18 08:37:10 PST 2016

Previous message: [PATCH] D26551: [Power9] Add patterns for vnegd, vnegw
Next message: [PATCH] D26861: [POWERPC][LE] prevent vxs load and store from expanding to lxvd2x/xxswapd and xxswapd/stxvd2x for aligned vectors
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

amehsan closed this revision.
amehsan added a comment.

https://reviews.llvm.org/rL287329


https://reviews.llvm.org/D25221

Previous message: [PATCH] D26551: [Power9] Add patterns for vnegd, vnegw
Next message: [PATCH] D26861: [POWERPC][LE] prevent vxs load and store from expanding to lxvd2x/xxswapd and xxswapd/stxvd2x for aligned vectors
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list