[PATCH] D26181: RegCall - Handling v64i1 in 32/64 bit target

[Oren Ben Simhon via llvm-commits]

oren_ben_simhon created this revision.
oren_ben_simhon added reviewers: asl, rnk, baldrick, erichkeane, delena, mkuper.
oren_ben_simhon added a subscriber: llvm-commits.
oren_ben_simhon set the repository for this revision to rL LLVM.

Register Calling Convention defines a new behavior for v64i1 types.
This type should be saved in GPR.
However for 32 bit machine we need to split the value into 2 GPRs (because each is 32 bit).


Repository:
  rL LLVM

https://reviews.llvm.org/D26181

Files:
  lib/Target/X86/X86CallingConv.h
  lib/Target/X86/X86CallingConv.td
  lib/Target/X86/X86ISelLowering.cpp
  test/CodeGen/X86/avx512-regcall-Mask.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D26181.76531.patch
Type: text/x-patch
Size: 32491 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20161101/fe7bca5a/attachment.bin>