[PATCH] D25551: AMDGPU: Implement SGPR spilling with scalar stores

[Matt Arsenault via llvm-commits]

arsenm updated this revision to Diff 76270.
arsenm added a comment.

Fix if offset is 0


https://reviews.llvm.org/D25551

Files:
  lib/Target/AMDGPU/SIInsertWaits.cpp
  lib/Target/AMDGPU/SIInstrInfo.cpp
  lib/Target/AMDGPU/SIRegisterInfo.cpp
  test/CodeGen/AMDGPU/attr-amdgpu-flat-work-group-size.ll
  test/CodeGen/AMDGPU/attr-amdgpu-num-sgpr.ll
  test/CodeGen/AMDGPU/basic-branch.ll
  test/CodeGen/AMDGPU/si-spill-sgpr-stack.ll
  test/CodeGen/AMDGPU/spill-m0.ll
  test/CodeGen/MIR/AMDGPU/scalar-store-cache-flush.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D25551.76270.patch
Type: text/x-patch
Size: 22649 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20161028/07b6f96a/attachment.bin>