[PATCH] D25594: [AVX-512] Add support for creating SIGN_EXTEND_VECTOR_INREG and ZERO_EXTEND_VECTOR_INREG for 512-bit vectors to support vpmovzxbq and vpmovsxbq.

[Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL285053: [AVX-512] Add support for creating SIGN_EXTEND_VECTOR_INREG and… (authored by ctopper).

Changed prior to commit:
  https://reviews.llvm.org/D25594?vs=74808&id=75667#toc

Repository:
  rL LLVM

https://reviews.llvm.org/D25594

Files:
  llvm/trunk/lib/Target/X86/X86ISelLowering.cpp
  llvm/trunk/test/CodeGen/X86/avx512-pmovxrm.ll
  llvm/trunk/test/CodeGen/X86/vector-sext.ll
  llvm/trunk/test/CodeGen/X86/vector-zext.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D25594.75667.patch
Type: text/x-patch
Size: 12019 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20161025/9b715868/attachment.bin>