[llvm] r284814 - [AArch64] Corrected spill size for DDD register class. NFCI

[Bjorn Pettersson via llvm-commits]

Author: bjope
Date: Fri Oct 21 04:53:42 2016
New Revision: 284814

URL: http://llvm.org/viewvc/llvm-project?rev=284814&view=rev
Log:
[AArch64] Corrected spill size for DDD register class. NFCI

Summary:
The spill size was incorrectly set to 196 bits,
which isn't a multiple of 8. This problem was detected when
experimenting with asserts that the spill size should be a
multiple of the byte size.

New corrected value for the spill size is set to 192 bits.

Note that tablegen (RegisterInfoEmitter) will divide the
size set in the RegisterClass definition by 8. So this
change should not have any impact on the tablegen output
(trunc(192/8) == trunc(196/8) == 24 bytes).

Reviewers: t.p.northover

Subscribers: llvm-commits, aemerson, rengolin

Differential Revision: https://reviews.llvm.org/D25818

Modified:
    llvm/trunk/lib/Target/AArch64/AArch64RegisterInfo.td

Modified: llvm/trunk/lib/Target/AArch64/AArch64RegisterInfo.td
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/AArch64/AArch64RegisterInfo.td?rev=284814&r1=284813&r2=284814&view=diff
==============================================================================
--- llvm/trunk/lib/Target/AArch64/AArch64RegisterInfo.td (original)
+++ llvm/trunk/lib/Target/AArch64/AArch64RegisterInfo.td Fri Oct 21 04:53:42 2016
@@ -422,7 +422,7 @@ def DD   : RegisterClass<"AArch64", [unt
   let Size = 128;
 }
 def DDD  : RegisterClass<"AArch64", [untyped], 64, (add DSeqTriples)> {
-  let Size = 196;
+  let Size = 192;
 }
 def DDDD : RegisterClass<"AArch64", [untyped], 64, (add DSeqQuads)> {
   let Size = 256;