[PATCH] D25350: [X86] Enable interleaved memory accesses by default
Michael Kuperstein via llvm-commits
llvm-commits at lists.llvm.org
Thu Oct 13 11:11:03 PDT 2016
mkuper updated this revision to Diff 74553.
mkuper added a comment.
Updated to disable this on Atom.
Intel are still looking into why they're getting regressions on Atom - for the same code that performs much better on Intel big cores.
https://reviews.llvm.org/D25350
Files:
lib/Target/X86/X86TargetTransformInfo.cpp
lib/Target/X86/X86TargetTransformInfo.h
test/Transforms/LoopVectorize/X86/cost-model.ll
test/Transforms/LoopVectorize/X86/gather_scatter.ll
test/Transforms/LoopVectorize/X86/interleaving.ll
test/Transforms/LoopVectorize/X86/masked_load_store.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D25350.74553.patch
Type: text/x-patch
Size: 6519 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20161013/52871a2a/attachment.bin>
More information about the llvm-commits
mailing list