[PATCH] D24684: AMDGPU: Remove scheduling info from si_mask_branch

Matt Arsenault via llvm-commits llvm-commits at lists.llvm.org
Sat Sep 17 08:45:05 PDT 2016

Previous message: [PATCH] D24684: AMDGPU: Remove scheduling info from si_mask_branch
Next message: [llvm] r281774 - [LTO] Add ability to parse AA pipelines.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

arsenm added a comment.

In https://reviews.llvm.org/D24684#545603, @nhaehnle wrote:

> Isn't hasNoSchedulingInfo = 0 the default setting?


Yes, but SchedRW is inherited from PseudoInstSI as Write32


https://reviews.llvm.org/D24684

Previous message: [PATCH] D24684: AMDGPU: Remove scheduling info from si_mask_branch
Next message: [llvm] r281774 - [LTO] Add ability to parse AA pipelines.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list