[llvm] r281729 - [mips] Fix previous revert r281726.
Simon Dardis via llvm-commits
llvm-commits at lists.llvm.org
Fri Sep 16 07:16:24 PDT 2016
Author: sdardis
Date: Fri Sep 16 09:16:23 2016
New Revision: 281729
URL: http://llvm.org/viewvc/llvm-project?rev=281729&view=rev
Log:
[mips] Fix previous revert r281726.
Modified:
llvm/trunk/lib/Target/Mips/Disassembler/MipsDisassembler.cpp
Modified: llvm/trunk/lib/Target/Mips/Disassembler/MipsDisassembler.cpp
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/Mips/Disassembler/MipsDisassembler.cpp?rev=281729&r1=281728&r2=281729&view=diff
==============================================================================
--- llvm/trunk/lib/Target/Mips/Disassembler/MipsDisassembler.cpp (original)
+++ llvm/trunk/lib/Target/Mips/Disassembler/MipsDisassembler.cpp Fri Sep 16 09:16:23 2016
@@ -447,14 +447,6 @@ static DecodeStatus DecodeDAHIDATI(MCIns
const void *Decoder);
template <typename InsnType>
-static DecodeStatus DecodeDAHIDATIMMR6(MCInst &MI, InsnType insn, uint64_t Address,
- const void *Decoder);
-
-template <typename InsnType>
-static DecodeStatus DecodeDAHIDATI(MCInst &MI, InsnType insn, uint64_t Address,
- const void *Decoder);
-
-template <typename InsnType>
static DecodeStatus
DecodeAddiGroupBranch(MCInst &MI, InsnType insn, uint64_t Address,
const void *Decoder);
@@ -610,34 +602,6 @@ static DecodeStatus DecodeINSVE_DF(MCIns
return MCDisassembler::Success;
}
-
-template <typename InsnType>
-static DecodeStatus DecodeDAHIDATIMMR6(MCInst &MI, InsnType insn, uint64_t Address,
- const void *Decoder) {
- InsnType Rt = fieldFromInstruction(insn, 16, 5);
- InsnType Imm = fieldFromInstruction(insn, 0, 16);
- MI.addOperand(MCOperand::createReg(getReg(Decoder, Mips::GPR64RegClassID,
- Rt)));
- MI.addOperand(MCOperand::createReg(getReg(Decoder, Mips::GPR64RegClassID,
- Rt)));
- MI.addOperand(MCOperand::createImm(Imm));
-
- return MCDisassembler::Success;
-}
-
-template <typename InsnType>
-static DecodeStatus DecodeDAHIDATI(MCInst &MI, InsnType insn, uint64_t Address,
- const void *Decoder) {
- InsnType Rt = fieldFromInstruction(insn, 21, 5);
- InsnType Imm = fieldFromInstruction(insn, 0, 16);
- MI.addOperand(MCOperand::createReg(getReg(Decoder, Mips::GPR64RegClassID,
- Rt)));
- MI.addOperand(MCOperand::createReg(getReg(Decoder, Mips::GPR64RegClassID,
- Rt)));
- MI.addOperand(MCOperand::createImm(Imm));
-
- return MCDisassembler::Success;
-}
template <typename InsnType>
static DecodeStatus DecodeDAHIDATIMMR6(MCInst &MI, InsnType insn, uint64_t Address,
More information about the llvm-commits
mailing list