[PATCH] D24288: Don't reduce mul if the target doesn't support SSE2
Wei Mi via llvm-commits
llvm-commits at lists.llvm.org
Wed Sep 7 10:02:49 PDT 2016
wmi updated this revision to Diff 70554.
wmi added a comment.
Address Michael's comments.
Repository:
rL LLVM
https://reviews.llvm.org/D24288
Files:
lib/Target/X86/X86ISelLowering.cpp
test/CodeGen/X86/pr30298.ll
Index: lib/Target/X86/X86ISelLowering.cpp
===================================================================
--- lib/Target/X86/X86ISelLowering.cpp
+++ lib/Target/X86/X86ISelLowering.cpp
@@ -27854,7 +27854,8 @@
const X86Subtarget &Subtarget) {
// pmulld is supported since SSE41. It is better to use pmulld
// instead of pmullw+pmulhw.
- if (Subtarget.hasSSE41())
+ // pmullw/pmulhw are not supported by SSE.
+ if (Subtarget.hasSSE41() || !Subtarget.hasSSE2())
return SDValue();
ShrinkMode Mode;
Index: test/CodeGen/X86/pr30298.ll
===================================================================
--- test/CodeGen/X86/pr30298.ll
+++ test/CodeGen/X86/pr30298.ll
@@ -0,0 +1,55 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc -mtriple=i386-pc-linux-gnu -mattr=+sse < %s | FileCheck %s
+
+ at c = external global i32*, align 8
+
+define void @mul_2xi8(i8* nocapture readonly %a, i8* nocapture readonly %b, i64 %index) {
+; CHECK-LABEL: mul_2xi8:
+; CHECK: # BB#0: # %entry
+; CHECK-NEXT: pushl %ebx
+; CHECK-NEXT: .Ltmp0:
+; CHECK-NEXT: .cfi_def_cfa_offset 8
+; CHECK-NEXT: pushl %edi
+; CHECK-NEXT: .Ltmp1:
+; CHECK-NEXT: .cfi_def_cfa_offset 12
+; CHECK-NEXT: pushl %esi
+; CHECK-NEXT: .Ltmp2:
+; CHECK-NEXT: .cfi_def_cfa_offset 16
+; CHECK-NEXT: .Ltmp3:
+; CHECK-NEXT: .cfi_offset %esi, -16
+; CHECK-NEXT: .Ltmp4:
+; CHECK-NEXT: .cfi_offset %edi, -12
+; CHECK-NEXT: .Ltmp5:
+; CHECK-NEXT: .cfi_offset %ebx, -8
+; CHECK-NEXT: movl {{[0-9]+}}(%esp), %eax
+; CHECK-NEXT: movl {{[0-9]+}}(%esp), %ecx
+; CHECK-NEXT: movl {{[0-9]+}}(%esp), %edx
+; CHECK-NEXT: movl c, %esi
+; CHECK-NEXT: movzbl 1(%edx,%ecx), %edi
+; CHECK-NEXT: movzbl (%edx,%ecx), %edx
+; CHECK-NEXT: movzbl 1(%eax,%ecx), %ebx
+; CHECK-NEXT: movzbl (%eax,%ecx), %eax
+; CHECK-NEXT: imull %edx, %eax
+; CHECK-NEXT: imull %edi, %ebx
+; CHECK-NEXT: movl %ebx, 4(%esi,%ecx,4)
+; CHECK-NEXT: movl %eax, (%esi,%ecx,4)
+; CHECK-NEXT: popl %esi
+; CHECK-NEXT: popl %edi
+; CHECK-NEXT: popl %ebx
+; CHECK-NEXT: retl
+entry:
+ %pre = load i32*, i32** @c
+ %tmp6 = getelementptr inbounds i8, i8* %a, i64 %index
+ %tmp7 = bitcast i8* %tmp6 to <2 x i8>*
+ %wide.load = load <2 x i8>, <2 x i8>* %tmp7, align 1
+ %tmp8 = zext <2 x i8> %wide.load to <2 x i32>
+ %tmp10 = getelementptr inbounds i8, i8* %b, i64 %index
+ %tmp11 = bitcast i8* %tmp10 to <2 x i8>*
+ %wide.load17 = load <2 x i8>, <2 x i8>* %tmp11, align 1
+ %tmp12 = zext <2 x i8> %wide.load17 to <2 x i32>
+ %tmp13 = mul nuw nsw <2 x i32> %tmp12, %tmp8
+ %tmp14 = getelementptr inbounds i32, i32* %pre, i64 %index
+ %tmp15 = bitcast i32* %tmp14 to <2 x i32>*
+ store <2 x i32> %tmp13, <2 x i32>* %tmp15, align 4
+ ret void
+}
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D24288.70554.patch
Type: text/x-patch
Size: 2831 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160907/e9171b34/attachment.bin>
More information about the llvm-commits
mailing list