[llvm] r277259 - AMDGPU: Set s_setpc_b64 as a terminator

Matt Arsenault via llvm-commits llvm-commits at lists.llvm.org
Fri Jul 29 18:40:34 PDT 2016


Author: arsenm
Date: Fri Jul 29 20:40:34 2016
New Revision: 277259

URL: http://llvm.org/viewvc/llvm-project?rev=277259&view=rev
Log:
AMDGPU: Set s_setpc_b64 as a terminator

Modified:
    llvm/trunk/lib/Target/AMDGPU/SIInstructions.td

Modified: llvm/trunk/lib/Target/AMDGPU/SIInstructions.td
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/AMDGPU/SIInstructions.td?rev=277259&r1=277258&r2=277259&view=diff
==============================================================================
--- llvm/trunk/lib/Target/AMDGPU/SIInstructions.td (original)
+++ llvm/trunk/lib/Target/AMDGPU/SIInstructions.td Fri Jul 29 20:40:34 2016
@@ -147,7 +147,10 @@ defm S_BITSET0_B64 : SOP1_64_32 <sop1<0x
 defm S_BITSET1_B32 : SOP1_32 <sop1<0x1d, 0x1a>, "s_bitset1_b32", []>;
 defm S_BITSET1_B64 : SOP1_64_32 <sop1<0x1e, 0x1b>, "s_bitset1_b64", []>;
 defm S_GETPC_B64 : SOP1_64_0 <sop1<0x1f, 0x1c>, "s_getpc_b64", []>;
+
+let isTerminator = 1, isBranch = 1, isBarrier = 1 in {
 defm S_SETPC_B64 : SOP1_1 <sop1<0x20, 0x1d>, "s_setpc_b64", []>;
+}
 defm S_SWAPPC_B64 : SOP1_64 <sop1<0x21, 0x1e>, "s_swappc_b64", []>;
 defm S_RFE_B64 : SOP1_1 <sop1<0x22, 0x1f>, "s_rfe_b64", []>;
 




More information about the llvm-commits mailing list