[PATCH] D22489: AMDGPU/SI: Implement readlane/readfirstlane intrinsics to expose the instructions.

[Changpeng Fang via llvm-commits]

cfang updated this revision to Diff 66053.
cfang added a comment.

Update based on Tom's Comments:

1. Use the type in the pattern instead of register class.
2. remove extra white space.


https://reviews.llvm.org/D22489

Files:
  include/llvm/IR/IntrinsicsAMDGPU.td
  lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp
  lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.h
  lib/Target/AMDGPU/SIInstructions.td
  lib/Target/AMDGPU/SIRegisterInfo.td
  test/CodeGen/AMDGPU/llvm.amdgcn.readfirstlane.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.readlane.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D22489.66053.patch
Type: text/x-patch
Size: 6826 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160728/af5a25fd/attachment.bin>