[PATCH] D22722: MIRParser/MIRPrinter: Compute isSSA instead of printing/parsing it.
Matthias Braun via llvm-commits
llvm-commits at lists.llvm.org
Fri Jul 22 20:22:25 PDT 2016
MatzeB created this revision.
MatzeB added reviewers: qcolombet, dexonsmith, arphaman.
MatzeB added a subscriber: llvm-commits.
MatzeB set the repository for this revision to rL LLVM.
Herald added a reviewer: tstellarAMD.
Herald added subscribers: nemanjai, mcrosier.
Specifying isSSA is an extra line at best and results in invalid MI at
worst. Compute the value instead.
Repository:
rL LLVM
https://reviews.llvm.org/D22722
Files:
include/llvm/CodeGen/MIRYamlMapping.h
lib/CodeGen/MIRParser/MIRParser.cpp
lib/CodeGen/MIRPrinter.cpp
test/CodeGen/AArch64/GlobalISel/arm64-regbankselect.mir
test/CodeGen/AArch64/GlobalISel/legalize-add.mir
test/CodeGen/AArch64/ldst-opt-dbg-limit.mir
test/CodeGen/AArch64/movimm-wzr.mir
test/CodeGen/AMDGPU/detect-dead-lanes.mir
test/CodeGen/AMDGPU/rename-independent-subregs.mir
test/CodeGen/ARM/ARMLoadStoreDBG.mir
test/CodeGen/MIR/AArch64/generic-virtual-registers-error.mir
test/CodeGen/MIR/AArch64/generic-virtual-registers-with-regbank-error.mir
test/CodeGen/MIR/AArch64/machine-scheduler.mir
test/CodeGen/MIR/AArch64/stack-object-local-offset.mir
test/CodeGen/MIR/ARM/sched-it-debug-nodes.mir
test/CodeGen/MIR/Generic/frame-info.mir
test/CodeGen/MIR/Generic/register-info.mir
test/CodeGen/MIR/Lanai/peephole-compare.mir
test/CodeGen/MIR/PowerPC/unordered-implicit-registers.mir
test/CodeGen/MIR/X86/expected-metadata-node-after-debug-location.mir
test/CodeGen/MIR/X86/expected-metadata-node-after-exclaim.mir
test/CodeGen/MIR/X86/expected-named-register-in-functions-livein.mir
test/CodeGen/MIR/X86/expected-subregister-after-colon.mir
test/CodeGen/MIR/X86/expected-virtual-register-in-functions-livein.mir
test/CodeGen/MIR/X86/function-liveins.mir
test/CodeGen/MIR/X86/generic-instr-type-error.mir
test/CodeGen/MIR/X86/generic-virtual-registers.mir
test/CodeGen/MIR/X86/instructions-debug-location.mir
test/CodeGen/MIR/X86/invalid-metadata-node-type.mir
test/CodeGen/MIR/X86/metadata-operands.mir
test/CodeGen/MIR/X86/stack-object-debug-info.mir
test/CodeGen/MIR/X86/stack-object-operand-name-mismatch-error.mir
test/CodeGen/MIR/X86/stack-object-operands.mir
test/CodeGen/MIR/X86/standalone-register-error.mir
test/CodeGen/MIR/X86/subregister-index-operands.mir
test/CodeGen/MIR/X86/subregister-operands.mir
test/CodeGen/MIR/X86/undefined-fixed-stack-object.mir
test/CodeGen/MIR/X86/undefined-register-class.mir
test/CodeGen/MIR/X86/undefined-stack-object.mir
test/CodeGen/MIR/X86/undefined-virtual-register.mir
test/CodeGen/MIR/X86/unexpected-size-non-generic-register-phys.mir
test/CodeGen/MIR/X86/unexpected-size-non-generic-register.mir
test/CodeGen/MIR/X86/unknown-metadata-node.mir
test/CodeGen/MIR/X86/unknown-subregister-index-op.mir
test/CodeGen/MIR/X86/unknown-subregister-index.mir
test/CodeGen/MIR/X86/virtual-register-redefinition-error.mir
test/CodeGen/MIR/X86/virtual-registers.mir
test/CodeGen/PowerPC/aantidep-def-ec.mir
test/CodeGen/PowerPC/addisdtprelha-nonr3.mir
test/CodeGen/PowerPC/no-rlwimi-trivial-commute.mir
test/CodeGen/PowerPC/opt-sub-inst-cr0-live.mir
test/CodeGen/X86/eflags-copy-expansion.mir
test/CodeGen/X86/fixup-bw-copy.mir
test/CodeGen/X86/implicit-null-checks.mir
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D22722.65212.patch
Type: text/x-patch
Size: 29694 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160723/0858aaf0/attachment-0001.bin>
More information about the llvm-commits
mailing list