[PATCH] D20474: when calculating RegUsages, ignore instructions which are uniformed after vectorization
Wei Mi via llvm-commits
llvm-commits at lists.llvm.org
Thu Jul 7 16:19:06 PDT 2016
wmi updated this revision to Diff 63156.
wmi added a comment.
Fix the problem pointed out by Matthew. When induction var is only used by uniform instruction or non-consecutive/non-gather scatter ptr instructions, the related phi and update will be added into VecValuesToIgnore set.
Repository:
rL LLVM
http://reviews.llvm.org/D20474
Files:
lib/Transforms/Vectorize/LoopVectorize.cpp
test/Transforms/LoopVectorize/PowerPC/vsx-tsvc-s173.ll
test/Transforms/LoopVectorize/X86/reg-usage.ll
test/Transforms/LoopVectorize/reverse_induction.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D20474.63156.patch
Type: text/x-patch
Size: 11806 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160707/788463b3/attachment.bin>
More information about the llvm-commits
mailing list