[PATCH] D21571: Avoid generating indexed vector instructions for Exynos

[Abderrazek Zaafrani via llvm-commits]

az created this revision.
az added a reviewer: evandro.
az added a subscriber: llvm-commits.

Avoid generating indexed vector instructions for Exynos. This is needed for fmla/fmls/fmul/fmulx. 

For example, the instruction fmla v0.4s, v1.4s, v2.s[1] is less efficient than the instructions dup v2.4s, v2.s[1] ; fmla v0.4s, v1.4s, v2.4s


http://reviews.llvm.org/D21571

Files:
  llvm/lib/Target/AArch64/AArch64.td
  llvm/lib/Target/AArch64/AArch64InstrFormats.td
  llvm/lib/Target/AArch64/AArch64InstrInfo.td
  llvm/lib/Target/AArch64/AArch64Subtarget.h
  llvm/test/CodeGen/AArch64/arm64-neon-2velem.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D21571.61447.patch
Type: text/x-patch
Size: 28808 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160621/1e790cb3/attachment.bin>