[PATCH] D19318: [InstCombine][SSE] Demanded vector elements for scalar intrinsics (Part 2)

[Simon Pilgrim via llvm-commits]

RKSimon added inline comments.

================
Comment at: lib/Transforms/InstCombine/InstCombineSimplifyDemanded.cpp:1236
@@ -1209,1 +1235,3 @@
+          // TODO: Lower MIN/MAX/etc.
+          // TODO: Lower DIV (with rounding/exceptions checks).
           Value *LHS = II->getArgOperand(0);
----------------
spatel wrote:
> RKSimon wrote:
> > I'm trying to work out if we need to be worried about rounding/exceptions checks for DIVSS/DIVSD - we have no equivalent packed intrinsics they always use FDIV.
> How is div different than the other math ops?
Turns out it isn't - we can safely add the DIVSS/DIVSD -> FDIV conversion


Repository:
  rL LLVM

http://reviews.llvm.org/D19318