[PATCH] D19007: AArch64: Use SplitCSR for callee save registers used for parameters.
Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Apr 13 14:48:48 PDT 2016
This revision was automatically updated to reflect the committed changes.
Closed by commit rL266251: AArch64: Use a callee save registers for swiftself parameters (authored by matze).
Changed prior to commit:
http://reviews.llvm.org/D19007?vs=53366&id=53624#toc
Repository:
rL LLVM
http://reviews.llvm.org/D19007
Files:
llvm/trunk/lib/Target/AArch64/AArch64CallingConvention.td
llvm/trunk/lib/Target/AArch64/AArch64FrameLowering.cpp
llvm/trunk/lib/Target/AArch64/AArch64ISelLowering.cpp
llvm/trunk/test/CodeGen/AArch64/swiftself.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D19007.53624.patch
Type: text/x-patch
Size: 8038 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160413/5ded3360/attachment.bin>
More information about the llvm-commits
mailing list