[PATCH] D17306: DAGCombiner: Relax alignment restriction when changing load type

Matt Arsenault via llvm-commits llvm-commits at lists.llvm.org
Wed Apr 13 00:10:19 PDT 2016


arsenm updated this revision to Diff 53518.
arsenm added a comment.

Add test updates


http://reviews.llvm.org/D17306

Files:
  include/llvm/Target/TargetLowering.h
  lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  test/CodeGen/AMDGPU/reduce-load-width-alignment.ll
  test/CodeGen/AMDGPU/shift-and-i128-ubfe.ll
  test/CodeGen/AMDGPU/shift-and-i64-ubfe.ll
  test/CodeGen/X86/avx512-mask-op.ll
  test/CodeGen/X86/masked_gather_scatter.ll
  test/CodeGen/X86/merge-consecutive-loads-512.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D17306.53518.patch
Type: text/x-patch
Size: 13148 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160413/7d53e239/attachment.bin>


More information about the llvm-commits mailing list