[PATCH] D18508: Replace at most one dead register with zero register on aarch64

Yichao Yu via llvm-commits llvm-commits at lists.llvm.org
Tue Apr 12 09:21:45 PDT 2016

Previous message: [PATCH] D19017: [x86, InstCombine] fix masked loads pass-through operand to be a zero vector
Next message: [PATCH] D18508: Replace at most one dead register with zero register on aarch64
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

yuyichao added a comment.

So can this be merged?


http://reviews.llvm.org/D18508

Previous message: [PATCH] D19017: [x86, InstCombine] fix masked loads pass-through operand to be a zero vector
Next message: [PATCH] D18508: Replace at most one dead register with zero register on aarch64
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list