[PATCH] D18855: [mips][microMIPS] Implement TLBP, TLBR, TLBWI and TLBWR instructions

[Zlatko Buljan via llvm-commits]

zbuljan updated this revision to Diff 53198.
zbuljan added a comment.

Added invalid tests for TLBP, TLBR, TLBWI and TLBWR instructions.


http://reviews.llvm.org/D18855

Files:
  lib/Target/Mips/MipsInstrInfo.td
  test/MC/Disassembler/Mips/micromips32r6/valid.txt
  test/MC/Disassembler/Mips/micromips64r6/valid.txt
  test/MC/Mips/micromips32r6/invalid.s
  test/MC/Mips/micromips32r6/valid.s
  test/MC/Mips/micromips64r6/invalid.s
  test/MC/Mips/micromips64r6/valid.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D18855.53198.patch
Type: text/x-patch
Size: 7078 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160411/56c56edf/attachment.bin>