[PATCH] D18903: [lanai] Add areMemAccessesTriviallyDisjoint, getMemOpBaseRegImmOfs and getMemOpBaseRegImmOfsWidth.

Jacques Pienaar via llvm-commits llvm-commits at lists.llvm.org
Sun Apr 10 19:57:33 PDT 2016


jpienaar updated this revision to Diff 53188.
jpienaar added a comment.

Adding simple test case to verify effect on scheduling DAG due to areMemAccessesTriviallyDisjoint change.


http://reviews.llvm.org/D18903

Files:
  lib/Target/Lanai/LanaiInstrInfo.cpp
  lib/Target/Lanai/LanaiInstrInfo.h
  test/CodeGen/Lanai/lanai-misched-trivial-disjoint.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D18903.53188.patch
Type: text/x-patch
Size: 7455 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160411/a7d4eb1a/attachment.bin>


More information about the llvm-commits mailing list