[PATCH] D18916: AMDGPU/SI: Fix regclass for the pseudo sgpr spill instructions

[Tom Stellard via llvm-commits]

tstellarAMD created this revision.
tstellarAMD added a reviewer: arsenm.
tstellarAMD added a subscriber: llvm-commits.
Herald added subscribers: arsenm, qcolombet.

The register class for these instructions needs to match the read/write
lane instrutions otherwise we can endup with illegal virtual registrs.

http://reviews.llvm.org/D18916

Files:
  lib/Target/AMDGPU/SIInstrInfo.cpp
  lib/Target/AMDGPU/SIInstructions.td
  test/CodeGen/AMDGPU/sgpr-spill-regclass.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D18916.53107.patch
Type: text/x-patch
Size: 30103 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160409/c38cc15e/attachment.bin>