[PATCH] D17885: [Power9] Implement add-pc, multiply-add, modulo, extend-sign-shift, random number, set bool, and dfp test significance

Chuang-Yu Cheng via llvm-commits llvm-commits at lists.llvm.org
Thu Mar 31 23:19:23 PDT 2016


cycheng updated this revision to Diff 52327.
cycheng marked an inline comment as done.
cycheng added a comment.

- Use ISA3.0 feature to guard new 3.0 instructions
- combine XS_RS5_RA5_SH5 and XS_RS5_RA5_SH5o into one single multi-class


http://reviews.llvm.org/D17885

Files:
  lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp
  lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp
  lib/Target/PowerPC/PPCInstr64Bit.td
  lib/Target/PowerPC/PPCInstrFormats.td
  lib/Target/PowerPC/PPCInstrInfo.td
  lib/Target/PowerPC/PPCRegisterInfo.td
  lib/Target/PowerPC/README_P9.txt
  test/MC/Disassembler/PowerPC/ppc64-encoding.txt
  test/MC/PowerPC/ppc64-encoding-ext.s
  test/MC/PowerPC/ppc64-encoding.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D17885.52327.patch
Type: text/x-patch
Size: 19933 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160401/5dd1334c/attachment.bin>


More information about the llvm-commits mailing list