[PATCH] D18353: Release notes update

[Elena Demikhovsky via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL264703: Added 2 notes (authored by delena).

Changed prior to commit:
  http://reviews.llvm.org/D18353?vs=51519&id=51875#toc

Repository:
  rL LLVM

http://reviews.llvm.org/D18353

Files:
  llvm/trunk/docs/ReleaseNotes.rst

Index: llvm/trunk/docs/ReleaseNotes.rst
===================================================================
--- llvm/trunk/docs/ReleaseNotes.rst
+++ llvm/trunk/docs/ReleaseNotes.rst
@@ -71,6 +71,13 @@
 
    Makes programs 10x faster by doing Special New Thing.
 
+Changes to the LLVM IR
+----------------------
+
+* New intrinsics ``llvm.masked.load``, ``llvm.masked.store``,
+  ``llvm.masked.gather`` and ``llvm.masked.scatter`` were introduced to the
+  LLVM IR to allow selective memory access for vector data types.
+
 Changes to the ARM Backend
 --------------------------
 
@@ -90,9 +97,15 @@
 
 
 Changes to the X86 Target
------------------------------
+-------------------------
 
- During this release ...
+* LLVM now supports the Intel CPU codenamed Skylake Server with AVX-512
+  extensions using ``-march=skylake-avx512``. The switch enables the
+  ISA extensions AVX-512{F, CD, VL, BW, DQ}.
+
+* LLVM now supports the Intel CPU codenamed Knights Landing with AVX-512
+  extensions using ``-march=knl``. The switch enables the ISA extensions
+  AVX-512{F, CD, ER, PF}.
 
 Changes to the AMDGPU Target
 -----------------------------


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D18353.51875.patch
Type: text/x-patch
Size: 1145 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160329/06a2dc15/attachment.bin>