[llvm] r264673 - fix CHECK_DAG -> CHECK-DAG

Sanjay Patel via llvm-commits llvm-commits at lists.llvm.org
Mon Mar 28 15:00:38 PDT 2016


Author: spatel
Date: Mon Mar 28 17:00:38 2016
New Revision: 264673

URL: http://llvm.org/viewvc/llvm-project?rev=264673&view=rev
Log:
fix CHECK_DAG -> CHECK-DAG

Modified:
    llvm/trunk/test/CodeGen/Mips/Fast-ISel/div1.ll
    llvm/trunk/test/CodeGen/Mips/Fast-ISel/rem1.ll

Modified: llvm/trunk/test/CodeGen/Mips/Fast-ISel/div1.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/Mips/Fast-ISel/div1.ll?rev=264673&r1=264672&r2=264673&view=diff
==============================================================================
--- llvm/trunk/test/CodeGen/Mips/Fast-ISel/div1.ll (original)
+++ llvm/trunk/test/CodeGen/Mips/Fast-ISel/div1.ll Mon Mar 28 17:00:38 2016
@@ -22,7 +22,7 @@ define void @divs() {
   ; CHECK-DAG:    lw      $[[J:[0-9]+]], 0($[[J_ADDR]])
   ; CHECK-DAG:    lw      $[[K:[0-9]+]], 0($[[K_ADDR]])
   ; CHECK-DAG:    div     $zero, $[[J]], $[[K]]
-  ; CHECK_DAG:    teq     $[[K]], $zero, 7
+  ; CHECK-DAG:    teq     $[[K]], $zero, 7
   ; CHECK-DAG:    mflo    $[[RESULT:[0-9]+]]
   ; CHECK:        sw      $[[RESULT]], 0($[[I_ADDR]])
   %1 = load i32, i32* @sj, align 4
@@ -44,7 +44,7 @@ define void @divu() {
   ; CHECK-DAG:        lw      $[[J:[0-9]+]], 0($[[J_ADDR]])
   ; CHECK-DAG:        lw      $[[K:[0-9]+]], 0($[[K_ADDR]])
   ; CHECK-DAG:        divu    $zero, $[[J]], $[[K]]
-  ; CHECK_DAG:        teq     $[[K]], $zero, 7
+  ; CHECK-DAG:        teq     $[[K]], $zero, 7
   ; CHECK-DAG:        mflo    $[[RESULT:[0-9]+]]
   ; CHECK:            sw      $[[RESULT]], 0($[[I_ADDR]])
   %1 = load i32, i32* @uj, align 4

Modified: llvm/trunk/test/CodeGen/Mips/Fast-ISel/rem1.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/Mips/Fast-ISel/rem1.ll?rev=264673&r1=264672&r2=264673&view=diff
==============================================================================
--- llvm/trunk/test/CodeGen/Mips/Fast-ISel/rem1.ll (original)
+++ llvm/trunk/test/CodeGen/Mips/Fast-ISel/rem1.ll Mon Mar 28 17:00:38 2016
@@ -22,7 +22,7 @@ define void @rems() {
   ; CHECK-DAG:        lw      $[[J:[0-9]+]], 0($[[J_ADDR]])
   ; CHECK-DAG:        lw      $[[K:[0-9]+]], 0($[[K_ADDR]])
   ; CHECK-DAG:        div     $zero, $[[J]], $[[K]]
-  ; CHECK_DAG:        teq     $[[K]], $zero, 7
+  ; CHECK-DAG:        teq     $[[K]], $zero, 7
   ; CHECK-DAG:        mfhi    $[[RESULT:[0-9]+]]
   ; CHECK:            sw      $[[RESULT]], 0($[[I_ADDR]])
   %1 = load i32, i32* @sj, align 4
@@ -45,7 +45,7 @@ define void @remu() {
   ; CHECK-DAG:        lw      $[[J:[0-9]+]], 0($[[J_ADDR]])
   ; CHECK-DAG:        lw      $[[K:[0-9]+]], 0($[[K_ADDR]])
   ; CHECK-DAG:        divu    $zero, $[[J]], $[[K]]
-  ; CHECK_DAG:        teq     $[[K]], $zero, 7
+  ; CHECK-DAG:        teq     $[[K]], $zero, 7
   ; CHECK-DAG:        mfhi    $[[RESULT:[0-9]+]]
   ; CHECK:            sw      $[[RESULT]], 0($[[I_ADDR]])
   %1 = load i32, i32* @uj, align 4




More information about the llvm-commits mailing list