[PATCH] D15302: [Greedy regalloc] Replace analyzeSiblingValues with something new [Part1]

[Wei Mi via llvm-commits]

wmi updated this revision to Diff 51245.
wmi added a comment.

Fix all the comments Quentin suggested. Thanks for the careful review.


Repository:
  rL LLVM

http://reviews.llvm.org/D15302

Files:
  include/llvm/CodeGen/LiveRangeEdit.h
  lib/CodeGen/InlineSpiller.cpp
  lib/CodeGen/LiveRangeEdit.cpp
  lib/CodeGen/RegAllocBase.cpp
  lib/CodeGen/RegAllocBase.h
  lib/CodeGen/RegAllocBasic.cpp
  lib/CodeGen/RegAllocGreedy.cpp
  lib/CodeGen/RegAllocPBQP.cpp
  lib/CodeGen/Spiller.h
  lib/CodeGen/SplitKit.cpp
  lib/CodeGen/SplitKit.h
  test/CodeGen/AArch64/aarch64-deferred-spilling.ll
  test/CodeGen/AMDGPU/vgpr-spill-emergency-stack-slot.ll
  test/CodeGen/X86/fp128-compare.ll
  test/CodeGen/X86/hoist-spill.ll
  test/CodeGen/X86/new-remat.ll
  test/CodeGen/X86/ragreedy-hoist-spill.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D15302.51245.patch
Type: text/x-patch
Size: 122048 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160321/8ffe981a/attachment.bin>