[PATCH] D17651: [AMDGPU] Fix SMEM instructions encoding/operand namings

[Valery Pykhtin via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL263108: [AMDGPU] Fix SMEM instructions encoding/operand namings (authored by vpykhtin).

Changed prior to commit:
  http://reviews.llvm.org/D17651?vs=50039&id=50265#toc

Repository:
  rL LLVM

http://reviews.llvm.org/D17651

Files:
  llvm/trunk/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp
  llvm/trunk/lib/Target/AMDGPU/SIInstrFormats.td
  llvm/trunk/lib/Target/AMDGPU/SIInstrInfo.td
  llvm/trunk/lib/Target/AMDGPU/SIInstructions.td
  llvm/trunk/lib/Target/AMDGPU/VIInstrFormats.td
  llvm/trunk/test/MC/AMDGPU/smrd.s
  llvm/trunk/test/MC/Disassembler/AMDGPU/smrd_vi.txt

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D17651.50265.patch
Type: text/x-patch
Size: 15940 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160310/c565df0c/attachment.bin>